This presentation demonstrates how to target SystemVerilog assertions for maximum effectiveness and return on effort. Practical examples are provided taken from a real project together with an overview of project results. Mentor Graphics Solutions Expo Scotland 2005.

( Mark Litterick )