This short tutorial covers a range of issues and concerns that must be addressed when you need to create UVM verification environments that can handle parameterized designs such as bus fabric, memory controllers and fast serial interfaces. In addition to the tutorial slides and notes, you will find here an annotated collection of papers, written by Verilab consultants and others, that provide useful techniques and insights.

( Jeff Montesano , Paul Marriott )